On the Use of Functional Test Generation in Diagnostic Test Generation for Synchronous Sequential Circuits
نویسندگان
چکیده
We study the relationship between diagnostic test generation for a gate-level fault model, which is used for generating diagnostic test sets for manufacturing defects, and functional test generation for a high-level fault model. In general, a functional fault may partially represent some of the effects of one gate-level fault but not another. Generating a test sequence for the functional fault is then likely to detect one gatelevel fault but not the other, thus distinguishing the two faults. This relationship points to the ability to use a functional test generation procedure (that targets functional fault detection) as a way of generating diagnostic test sequences for gate-level faults. We use this observation in two ways. The more direct way is to define functional faults that correspond to the differences between pairs of gate-level faults. The second way is to use functional test sequences as diagnostic test sequences without explicitly considering gate-level faults. We support the use of the resulting procedures with experimental results.
منابع مشابه
Functional Test Generation for Synchronous Sequential Circuits - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
We present a novel, highly efficient functional test generation methodology for synchronous sequential circuits. We generate test vectors for the growth (G) and disappearance (D) faults using a cube description of the finite state machine (FSM). Theoretical results establish that these tests guarantee a complete coverage of stuck faults in combinational and sequential circuits, synthesized thro...
متن کاملTransition Fault Test Generation for Non- Scan Sequential Circuits at Functional Level
The paper presents two functional fault models that are devoted for functional delay test generation for non-scan synchronous sequential circuits. The sequential circuit is represented as the iterative logic array model consisting of k copies of the combinational logic of the circuit. The value k defines the length of clock sequence. The method that allows determining the length of clock sequen...
متن کاملProcedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits
ÐWe propose three static compaction techniques for test sequences of synchronous sequential circuits. We apply the proposed techniques to test sequences generated for benchmark circuits by various test generation procedures. The results show that the test sequences generated by all the test generation procedures considered can be significantly compacted. The compacted sequences thus have shorte...
متن کاملTest Generation for Sequential Circuit Using PODEM Algorithm
We implement a test pattern generation algorithm for synchronous sequential circuits. The sequential test generation algorithm, which is effective for small and medium sized sequential circuits, is based on the PODEM algorithm. In this paper we first implement the standard PODEM algorithm using C++ which is fully tested using combinational circuits. Then we generate test patterns for sequential...
متن کاملFast Fault Emulation for Synchronous Sequential Circuits
Current paper presents an approach to emulate fault simulation of sequential circuits on FPGA. Fault simulation is an important subtask in test pattern generation and it is frequently used throughout the test generation process. In the paper, we explain the problems associated to fault emulation for sequential circuits. Two alternative approaches are described, which can be considered as trade-...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Electr. Notes Theor. Comput. Sci.
دوره 174 شماره
صفحات -
تاریخ انتشار 2007